[llvm] r334423 - [X86][AVX512] Tag AVX5124FMAPS/AVX5124VNNIW with missing scheduler classes

Simon Pilgrim via llvm-commits llvm-commits at lists.llvm.org
Mon Jun 11 13:49:18 PDT 2018


I think I was a bit glib there - I thought a number of the other 
instructions were missing feature predicates, but looking again they are 
there - just hidden further up the multiclass tree so it's difficult to 
find them at a quick glance! Those recent additions do need them though.

Sorry for the noise, Simon.

On 11/06/2018 18:38, Craig Topper wrote:
> We can add feature predicatse to these if it helps. Not sure what you 
> meant by "like a of AVX512"? What else in AVX512 doesn't have flags?
> ~Craig
>
>
> On Mon, Jun 11, 2018 at 10:32 AM Simon Pilgrim via llvm-commits 
> <llvm-commits at lists.llvm.org <mailto:llvm-commits at lists.llvm.org>> wrote:
>
>     Author: rksimon
>     Date: Mon Jun 11 10:28:00 2018
>     New Revision: 334423
>
>     URL: http://llvm.org/viewvc/llvm-project?rev=334423&view=rev
>     Log:
>     [X86][AVX512] Tag AVX5124FMAPS/AVX5124VNNIW with missing scheduler
>     classes
>
>     Necessary for D46276 as even though btver2 doesn't use these
>     instructions, its now flagged as complete so complains if ANY
>     instruction isn't tagged.....
>
>     UnsupportedFeatures wouldn't help here as these instructions don't
>     appear to have a feature predicate (like a lot of AVX512).
>
>     Modified:
>         llvm/trunk/lib/Target/X86/X86InstrAVX512.td
>
>     Modified: llvm/trunk/lib/Target/X86/X86InstrAVX512.td
>     URL:
>     http://llvm.org/viewvc/llvm-project/llvm/trunk/lib/Target/X86/X86InstrAVX512.td?rev=334423&r1=334422&r2=334423&view=diff
>     ==============================================================================
>     --- llvm/trunk/lib/Target/X86/X86InstrAVX512.td (original)
>     +++ llvm/trunk/lib/Target/X86/X86InstrAVX512.td Mon Jun 11
>     10:28:00 2018
>     @@ -11333,22 +11333,26 @@ let hasSideEffects = 0, mayLoad = 1, Exe
>      defm V4FMADDPSrm : AVX512_maskable_3src_in_asm<0x9A, MRMSrcMem,
>     v16f32_info,
>                          (outs VR512:$dst), (ins VR512:$src2,
>     f128mem:$src3),
>                          "v4fmaddps", "$src3, $src2", "$src2, $src3",
>     -                    []>, EVEX_V512, EVEX_4V, T8XD, EVEX_CD8<32,
>     CD8VQ>;
>     +                    []>, EVEX_V512, EVEX_4V, T8XD, EVEX_CD8<32,
>     CD8VQ>,
>     +                    Sched<[SchedWriteFMA.ZMM.Folded]>;
>
>      defm V4FNMADDPSrm : AVX512_maskable_3src_in_asm<0xAA, MRMSrcMem,
>     v16f32_info,
>                           (outs VR512:$dst), (ins VR512:$src2,
>     f128mem:$src3),
>                           "v4fnmaddps", "$src3, $src2", "$src2, $src3",
>     -                     []>, EVEX_V512, EVEX_4V, T8XD, EVEX_CD8<32,
>     CD8VQ>;
>     +                     []>, EVEX_V512, EVEX_4V, T8XD, EVEX_CD8<32,
>     CD8VQ>,
>     +                     Sched<[SchedWriteFMA.ZMM.Folded]>;
>
>      defm V4FMADDSSrm : AVX512_maskable_3src_in_asm<0x9B, MRMSrcMem,
>     f32x_info,
>                          (outs VR128X:$dst), (ins  VR128X:$src2,
>     f128mem:$src3),
>                          "v4fmaddss", "$src3, $src2", "$src2, $src3",
>     -                    []>, EVEX_V128, EVEX_4V, T8XD, EVEX_CD8<32,
>     CD8VF>;
>     +                    []>, EVEX_V128, EVEX_4V, T8XD, EVEX_CD8<32,
>     CD8VF>,
>     +                    Sched<[SchedWriteFMA.Scl.Folded]>;
>
>      defm V4FNMADDSSrm : AVX512_maskable_3src_in_asm<0xAB, MRMSrcMem,
>     f32x_info,
>                           (outs VR128X:$dst), (ins VR128X:$src2,
>     f128mem:$src3),
>                           "v4fnmaddss", "$src3, $src2", "$src2, $src3",
>     -                     []>, EVEX_V128, EVEX_4V, T8XD, EVEX_CD8<32,
>     CD8VF>;
>     +                     []>, EVEX_V128, EVEX_4V, T8XD, EVEX_CD8<32,
>     CD8VF>,
>     +                     Sched<[SchedWriteFMA.Scl.Folded]>;
>      }
>
>      //===----------------------------------------------------------------------===//
>     @@ -11360,11 +11364,13 @@ let hasSideEffects = 0, mayLoad = 1, Exe
>      defm VP4DPWSSDrm : AVX512_maskable_3src_in_asm<0x52, MRMSrcMem,
>     v16i32_info,
>                          (outs VR512:$dst), (ins VR512:$src2,
>     f128mem:$src3),
>                           "vp4dpwssd", "$src3, $src2", "$src2, $src3",
>     -                    []>, EVEX_V512, EVEX_4V, T8XD, EVEX_CD8<32,
>     CD8VQ>;
>     +                    []>, EVEX_V512, EVEX_4V, T8XD, EVEX_CD8<32,
>     CD8VQ>,
>     +                    Sched<[SchedWriteFMA.ZMM.Folded]>;
>
>      defm VP4DPWSSDSrm : AVX512_maskable_3src_in_asm<0x53, MRMSrcMem,
>     v16i32_info,
>                           (outs VR512:$dst), (ins VR512:$src2,
>     f128mem:$src3),
>                           "vp4dpwssds", "$src3, $src2", "$src2, $src3",
>     -                     []>, EVEX_V512, EVEX_4V, T8XD, EVEX_CD8<32,
>     CD8VQ>;
>     +                     []>, EVEX_V512, EVEX_4V, T8XD, EVEX_CD8<32,
>     CD8VQ>,
>     +                     Sched<[SchedWriteFMA.ZMM.Folded]>;
>      }
>
>
>
>     _______________________________________________
>     llvm-commits mailing list
>     llvm-commits at lists.llvm.org <mailto:llvm-commits at lists.llvm.org>
>     http://lists.llvm.org/cgi-bin/mailman/listinfo/llvm-commits
>

-------------- next part --------------
An HTML attachment was scrubbed...
URL: <http://lists.llvm.org/pipermail/llvm-commits/attachments/20180611/03ff20a0/attachment.html>


More information about the llvm-commits mailing list