[PATCH] D46552: [AArch64] Support reserving x20 register

[Petr Hosek via Phabricator via llvm-commits]

phosek updated this revision to Diff 150601.
phosek marked an inline comment as done.
phosek retitled this revision from "[AArch64] Support reserving x19 and x20 register" to "[AArch64] Support reserving x20 register".
phosek edited the summary of this revision.
phosek added a comment.

I have modified the patch to support x20 since we only need only a single register at the moment.


Repository:
  rL LLVM

https://reviews.llvm.org/D46552

Files:
  clang/docs/ClangCommandLineReference.rst
  clang/include/clang/Driver/Options.td
  clang/lib/Driver/ToolChains/Arch/AArch64.cpp
  clang/test/Driver/aarch64-fixed-x20.c
  llvm/lib/Target/AArch64/AArch64.td
  llvm/lib/Target/AArch64/AArch64ISelLowering.cpp
  llvm/lib/Target/AArch64/AArch64RegisterInfo.cpp
  llvm/lib/Target/AArch64/AArch64Subtarget.h
  llvm/test/CodeGen/AArch64/arm64-platform-reg.ll

-------------- next part --------------
A non-text attachment was scrubbed...
Name: D46552.150601.patch
Type: text/x-patch
Size: 8091 bytes
Desc: not available
URL: <http://lists.llvm.org/pipermail/llvm-commits/attachments/20180609/a8179dc6/attachment.bin>