[PATCH] D46273: [InstCombine, ARM] Convert vld1 to llvm load

[Alexandros Lamprineas via Phabricator via llvm-commits]

labrinea updated this revision to Diff 147970.
labrinea added a comment.

Using getLimitedValue() instead of getZExtValue() for the ConstantInt representing the memory alignment of the load instruction. Updated the tests: alignment in now expressed in bytes instead of bits.


https://reviews.llvm.org/D46273

Files:
  lib/Transforms/InstCombine/InstCombineCalls.cpp
  test/Transforms/InstCombine/ARM/vld1.ll

-------------- next part --------------
A non-text attachment was scrubbed...
Name: D46273.147970.patch
Type: text/x-patch
Size: 6172 bytes
Desc: not available
URL: <http://lists.llvm.org/pipermail/llvm-commits/attachments/20180522/bfd8f61d/attachment.bin>