[PATCH] D46844: [AArch64] Take advantage of variable shift/rotate amount implicit mod operation.

[Geoff Berry via Phabricator via llvm-commits]

gberry created this revision.
gberry added reviewers: t.p.northover, qcolombet, MatzeB.
Herald added subscribers: kristof.beyls, rengolin.
Herald added a reviewer: javed.absar.

Optimize code generated for variable shifts/rotates by taking advantage
of the implicit and/mod done on the variable shift amount register.

Resolves bug 27582 and bug 37421.


Repository:
  rL LLVM

https://reviews.llvm.org/D46844

Files:
  lib/Target/AArch64/AArch64ISelDAGToDAG.cpp
  test/CodeGen/AArch64/arm64-long-shift.ll
  test/CodeGen/AArch64/shift-mod.ll

-------------- next part --------------
A non-text attachment was scrubbed...
Name: D46844.146667.patch
Type: text/x-patch
Size: 8582 bytes
Desc: not available
URL: <http://lists.llvm.org/pipermail/llvm-commits/attachments/20180514/a6564bc7/attachment.bin>