[PATCH] D46762: [AArch64] Improve single vector lane unscaled stores

[Evandro Menezes via Phabricator via llvm-commits]

evandro created this revision.
evandro added reviewers: SjoerdMeijer, ab, eli.friedman.
Herald added subscribers: llvm-commits, hiraditya, kristof.beyls, rengolin.
Herald added a reviewer: javed.absar.

When storing the 0th lane of a vector, use a simpler and usually more efficient scalar store instead.  In this case, also using the unscaled offset.


Repository:
  rL LLVM

https://reviews.llvm.org/D46762

Files:
  llvm/lib/Target/AArch64/AArch64InstrInfo.td
  llvm/test/CodeGen/AArch64/arm64-st1.ll
  llvm/test/CodeGen/AArch64/fp16-vector-load-store.ll

-------------- next part --------------
A non-text attachment was scrubbed...
Name: D46762.146362.patch
Type: text/x-patch
Size: 20965 bytes
Desc: not available
URL: <http://lists.llvm.org/pipermail/llvm-commits/attachments/20180511/90ece433/attachment.bin>