[PATCH] D45994: AMDGPU/GlobalISel: Enable TableGen'd instruction selector

Tom Stellard via Phabricator via llvm-commits llvm-commits at lists.llvm.org
Tue May 8 20:23:52 PDT 2018


tstellar updated this revision to Diff 145852.
tstellar added a comment.

Update TableGen patterns so that they will automatically fold immediates into
the instruction.


Repository:
  rL LLVM

https://reviews.llvm.org/D45994

Files:
  lib/Target/AMDGPU/AMDGPUGISel.td
  lib/Target/AMDGPU/AMDGPUInstructionSelector.cpp
  lib/Target/AMDGPU/AMDGPUInstructionSelector.h
  lib/Target/AMDGPU/AMDGPUSubtarget.cpp
  lib/Target/AMDGPU/CMakeLists.txt
  lib/Target/AMDGPU/SIRegisterInfo.cpp
  lib/Target/AMDGPU/SIRegisterInfo.h
  test/CodeGen/AMDGPU/GlobalISel/inst-select-or.mir

-------------- next part --------------
A non-text attachment was scrubbed...
Name: D45994.145852.patch
Type: text/x-patch
Size: 12871 bytes
Desc: not available
URL: <http://lists.llvm.org/pipermail/llvm-commits/attachments/20180509/88e245e1/attachment.bin>


More information about the llvm-commits mailing list