[PATCH] D46182: [RISCV] Set isReMaterializable on ADDI and LUI instructions

Alex Bradbury via Phabricator via llvm-commits llvm-commits at lists.llvm.org
Mon Apr 30 05:13:24 PDT 2018

Previous message: [llvm] r331170 - [llvm-mca] Regenerate test Atom/resources-sse3.s. NFC
Next message: [PATCH] D46221: [RISCV] Lower tail pseudo instruction
Messages sorted by: [ date ] [ thread ] [ subject ] [ author ]

asb added a comment.

I haven't seen the selection of `lui $reg, 0` at all in the wild. Can you take a closer look at where you're seeing this please? It implies something _very_ odd is going on with constant lowering.


Repository:
  rL LLVM

https://reviews.llvm.org/D46182

Previous message: [llvm] r331170 - [llvm-mca] Regenerate test Atom/resources-sse3.s. NFC
Next message: [PATCH] D46221: [RISCV] Lower tail pseudo instruction
Messages sorted by: [ date ] [ thread ] [ subject ] [ author ]

More information about the llvm-commits mailing list