[PATCH] D46256: [X86] Correct spill slot sizes

[Jeremy Morse via Phabricator via llvm-commits]

jmorse created this revision.
jmorse added reviewers: craig.topper, andreadb.
Herald added a subscriber: llvm-commits.

Hi,

My prior patch (https://reviews.llvm.org/D44782 and r330778) successfully got the mem-access size of two opcodes wrong (:/). This corrects that mistake, and extends the regression test to catch cases where dead stores _should_ be removed.

(For full clarity: VMOVSS and VMOVSD were both one switch-case-set too low, doubling their apparent read-sizes)


Repository:
  rL LLVM

https://reviews.llvm.org/D46256

Files:
  lib/Target/X86/X86InstrInfo.cpp
  test/CodeGen/X86/pr30821.mir

-------------- next part --------------
A non-text attachment was scrubbed...
Name: D46256.144521.patch
Type: text/x-patch
Size: 5142 bytes
Desc: not available
URL: <http://lists.llvm.org/pipermail/llvm-commits/attachments/20180430/33fff235/attachment.bin>