[PATCH] D46221: [RISCV] Lower tail pseudo instruction

Mandeep Singh Grang via Phabricator via llvm-commits llvm-commits at lists.llvm.org
Fri Apr 27 17:12:53 PDT 2018

Previous message: [PATCH] D46221: [RISCV] Lower tail pseudo instruction
Next message: [PATCH] D46222: [DAGCombiner] Fix SDLoc in a (sext (sextload x)) combine (6/N)
Messages sorted by: [ date ] [ thread ] [ subject ] [ author ]

mgrang added a comment.

Here's the patch to generate tail pseudo instruction: https://reviews.llvm.org/D46221


Repository:
  rL LLVM

https://reviews.llvm.org/D46221

Previous message: [PATCH] D46221: [RISCV] Lower tail pseudo instruction
Next message: [PATCH] D46222: [DAGCombiner] Fix SDLoc in a (sext (sextload x)) combine (6/N)
Messages sorted by: [ date ] [ thread ] [ subject ] [ author ]

More information about the llvm-commits mailing list