[PATCH] D45687: [AArch64][AsmParser] NFC: Cleanup parsing of scalar registers.

Sander de Smalen via Phabricator via llvm-commits llvm-commits at lists.llvm.org
Mon Apr 16 07:34:30 PDT 2018


sdesmalen created this revision.
sdesmalen added reviewers: fhahn, rengolin, javed.absar, huntergr, SjoerdMeijer, t.p.northover, echristo, evandro.
Herald added a subscriber: kristof.beyls.

- Renamed tryParseRegister to tryParseScalarRegister, which now returns an OperandMatchResultTy.
- Moved matching of certain aliases into matchRegisterNameAlias.
- Changed type of most 'Reg' variables to 'unsigned'.

This is patch [1/4] in a series to add assembler/disassembler support for
SVE's contiguous LD1 (scalar+scalar) instructions.


https://reviews.llvm.org/D45687

Files:
  lib/Target/AArch64/AsmParser/AArch64AsmParser.cpp

-------------- next part --------------
A non-text attachment was scrubbed...
Name: D45687.142629.patch
Type: text/x-patch
Size: 12434 bytes
Desc: not available
URL: <http://lists.llvm.org/pipermail/llvm-commits/attachments/20180416/fadb8455/attachment.bin>


More information about the llvm-commits mailing list