[PATCH] D44879: [X86] Add WriteBitScan/WriteLZCNT/WriteTZCNT/WritePOPCNT scheduler classes (PR36881)

[Simon Pilgrim via Phabricator via llvm-commits]

RKSimon added inline comments.


================
Comment at: lib/Target/X86/X86SchedSandyBridge.td:117
+defm : SBWriteResPair<WriteBitScan, [SBPort1], 3, [1], 1, 5>;
+defm : SBWriteResPair<WriteLZCNT,   [SBPort1], 3>;
+defm : SBWriteResPair<WriteTZCNT,   [SBPort1], 3>;
----------------
craig.topper wrote:
> Why are these not load latency 5? Aside from SNB not having these instructions?
Laziness ;-) As they didn't break any tests I put in the bare minimum - but I can add the extra info, although it will affect generic schedule values,


Repository:
  rL LLVM

https://reviews.llvm.org/D44879