[llvm] r327817 - [X86] Use IIC_CMOV64_RR/RM on 64-bit cmov instructions.
Craig Topper via llvm-commits
llvm-commits at lists.llvm.org
Sun Mar 18 17:56:13 PDT 2018
Author: ctopper
Date: Sun Mar 18 17:56:12 2018
New Revision: 327817
URL: http://llvm.org/viewvc/llvm-project?rev=327817&view=rev
Log:
[X86] Use IIC_CMOV64_RR/RM on 64-bit cmov instructions.
Modified:
llvm/trunk/lib/Target/X86/X86InstrCMovSetCC.td
Modified: llvm/trunk/lib/Target/X86/X86InstrCMovSetCC.td
URL: http://llvm.org/viewvc/llvm-project/llvm/trunk/lib/Target/X86/X86InstrCMovSetCC.td?rev=327817&r1=327816&r2=327817&view=diff
==============================================================================
--- llvm/trunk/lib/Target/X86/X86InstrCMovSetCC.td (original)
+++ llvm/trunk/lib/Target/X86/X86InstrCMovSetCC.td Sun Mar 18 17:56:12 2018
@@ -34,7 +34,7 @@ multiclass CMOV<bits<8> opc, string Mnem
!strconcat(Mnemonic, "{q}\t{$src2, $dst|$dst, $src2}"),
[(set GR64:$dst,
(X86cmov GR64:$src1, GR64:$src2, CondNode, EFLAGS))],
- IIC_CMOV32_RR>, TB;
+ IIC_CMOV64_RR>, TB;
}
let Uses = [EFLAGS], Predicates = [HasCMov], Constraints = "$src1 = $dst",
@@ -55,7 +55,7 @@ multiclass CMOV<bits<8> opc, string Mnem
:RI<opc, MRMSrcMem, (outs GR64:$dst), (ins GR64:$src1, i64mem:$src2),
!strconcat(Mnemonic, "{q}\t{$src2, $dst|$dst, $src2}"),
[(set GR64:$dst, (X86cmov GR64:$src1, (loadi64 addr:$src2),
- CondNode, EFLAGS))], IIC_CMOV32_RM>, TB;
+ CondNode, EFLAGS))], IIC_CMOV64_RM>, TB;
} // Uses = [EFLAGS], Predicates = [HasCMov], Constraints = "$src1 = $dst"
} // end multiclass
More information about the llvm-commits
mailing list