[PATCH] D44506: [Power9]Legalize and emit code for quad-precision add/div/mul/sub

[Lei Huang via Phabricator via llvm-commits]

lei created this revision.
lei added reviewers: power-llvm-team, hfinkel.
Herald added subscribers: kbarton, nemanjai.

This is the first patch of several to come to add support for quad-precision floating point operations.

Legalize and emit code for quad-precision floating point operations:

- xsaddqp
- xssubqp
- xsdivqp
- xsmulqp




https://reviews.llvm.org/D44506

Files:
  lib/Target/PowerPC/PPCISelLowering.cpp
  lib/Target/PowerPC/PPCInstrVSX.td
  test/CodeGen/PowerPC/f128-arith.ll

-------------- next part --------------
A non-text attachment was scrubbed...
Name: D44506.138492.patch
Type: text/x-patch
Size: 5609 bytes
Desc: not available
URL: <http://lists.llvm.org/pipermail/llvm-commits/attachments/20180315/975c5c8a/attachment.bin>