[PATCH] D43055: [RISCV] Implement MC relaxations for compressed instructions.

Sameer AbuAsal via Phabricator via llvm-commits llvm-commits at lists.llvm.org
Fri Mar 2 14:07:39 PST 2018


This revision was automatically updated to reflect the committed changes.
Closed by commit rL326626: [RISCV] Implement MC relaxations for compressed instructions. (authored by sabuasal, committed by ).

Changed prior to commit:
  https://reviews.llvm.org/D43055?vs=136671&id=136849#toc

Repository:
  rL LLVM

https://reviews.llvm.org/D43055

Files:
  llvm/trunk/lib/Target/RISCV/MCTargetDesc/RISCVAsmBackend.cpp
  llvm/trunk/test/MC/RISCV/fixups-compressed.s
  llvm/trunk/test/MC/RISCV/relocations.s
  llvm/trunk/test/MC/RISCV/rv32-relaxation.s
  llvm/trunk/test/MC/RISCV/rv64-relaxation.s

-------------- next part --------------
A non-text attachment was scrubbed...
Name: D43055.136849.patch
Type: text/x-patch
Size: 9178 bytes
Desc: not available
URL: <http://lists.llvm.org/pipermail/llvm-commits/attachments/20180302/0795379f/attachment.bin>


More information about the llvm-commits mailing list