[PATCH] D43374: [ARM]Decoding MSR with unpredictable destination register causes an assert

[Simi Pallipurath via Phabricator via llvm-commits]

simpal01 updated this revision to Diff 136700.
simpal01 added a comment.

@javed.absar Thanks Javed. I have made the changes according to your comments.

ChangeLog:

- Changed 0xFFF to 0xFF




https://reviews.llvm.org/D43374

Files:
  lib/Target/ARM/AsmParser/ARMAsmParser.cpp
  lib/Target/ARM/Disassembler/ARMDisassembler.cpp
  lib/Target/ARM/InstPrinter/ARMInstPrinter.cpp
  test/MC/ARM/thumbv8m.s
  test/MC/Disassembler/ARM/invalid-thumb-MSR-MClass.txt

-------------- next part --------------
A non-text attachment was scrubbed...
Name: D43374.136700.patch
Type: text/x-patch
Size: 3731 bytes
Desc: not available
URL: <http://lists.llvm.org/pipermail/llvm-commits/attachments/20180302/3e8ce3c0/attachment.bin>