[PATCH] D38128: Handle COPYs of physregs better (regalloc hints)
Jonas Paulsson via Phabricator via llvm-commits
llvm-commits at lists.llvm.org
Mon Feb 26 05:19:57 PST 2018
jonpa updated this revision to Diff 135887.
jonpa edited reviewers, added: craig.topper; removed: robertlytton.
jonpa added a comment.
This revision now requires review to proceed.
X86 is now the final backend to enable :-)
This patch enables X86 with regenerated tests in all (155) tests that previously had the "NOTE: : Assertions have been autogenerated..." comment. I have manually updated the remaining (28) ones.
Please review these test changes.
After this, we can finally get rid of the enableMultipleCopyHints() hook.
https://reviews.llvm.org/D38128
Files:
lib/Target/X86/X86RegisterInfo.h
test/CodeGen/X86/GlobalISel/add-scalar.ll
test/CodeGen/X86/GlobalISel/and-scalar.ll
test/CodeGen/X86/GlobalISel/binop.ll
test/CodeGen/X86/GlobalISel/callingconv.ll
test/CodeGen/X86/GlobalISel/ext-x86-64.ll
test/CodeGen/X86/GlobalISel/ext.ll
test/CodeGen/X86/GlobalISel/memop-scalar.ll
test/CodeGen/X86/GlobalISel/mul-scalar.ll
test/CodeGen/X86/GlobalISel/or-scalar.ll
test/CodeGen/X86/GlobalISel/phi.ll
test/CodeGen/X86/GlobalISel/sub-scalar.ll
test/CodeGen/X86/GlobalISel/trunc.ll
test/CodeGen/X86/GlobalISel/undef.ll
test/CodeGen/X86/GlobalISel/xor-scalar.ll
test/CodeGen/X86/add.ll
test/CodeGen/X86/addcarry.ll
test/CodeGen/X86/and-encoding.ll
test/CodeGen/X86/andimm8.ll
test/CodeGen/X86/anyext.ll
test/CodeGen/X86/apm.ll
test/CodeGen/X86/atomic-eflags-reuse.ll
test/CodeGen/X86/atomic128.ll
test/CodeGen/X86/avg.ll
test/CodeGen/X86/avx-intel-ocl.ll
test/CodeGen/X86/avx-vinsertf128.ll
test/CodeGen/X86/avx512-arith.ll
test/CodeGen/X86/avx512-calling-conv.ll
test/CodeGen/X86/avx512-insert-extract.ll
test/CodeGen/X86/avx512-intrinsics-upgrade.ll
test/CodeGen/X86/avx512-mask-op.ll
test/CodeGen/X86/avx512-regcall-NoMask.ll
test/CodeGen/X86/avx512-schedule.ll
test/CodeGen/X86/avx512-select.ll
test/CodeGen/X86/avx512bw-mask-op.ll
test/CodeGen/X86/avx512dq-mask-op.ll
test/CodeGen/X86/avx512vl-arith.ll
test/CodeGen/X86/bigstructret.ll
test/CodeGen/X86/bitcast-i256.ll
test/CodeGen/X86/bitcast-int-to-vector-bool.ll
test/CodeGen/X86/bitreverse.ll
test/CodeGen/X86/bmi-intrinsics-fast-isel-x86_64.ll
test/CodeGen/X86/bmi-intrinsics-fast-isel.ll
test/CodeGen/X86/bmi.ll
test/CodeGen/X86/bool-simplify.ll
test/CodeGen/X86/bswap-rotate.ll
test/CodeGen/X86/bswap-wide-int.ll
test/CodeGen/X86/bswap.ll
test/CodeGen/X86/bswap_tree.ll
test/CodeGen/X86/bswap_tree2.ll
test/CodeGen/X86/bt.ll
test/CodeGen/X86/bypass-slow-division-64.ll
test/CodeGen/X86/cmov-into-branch.ll
test/CodeGen/X86/cmov.ll
test/CodeGen/X86/cmovcmov.ll
test/CodeGen/X86/cmp.ll
test/CodeGen/X86/combine-add.ll
test/CodeGen/X86/combine-sdiv.ll
test/CodeGen/X86/combine-udiv.ll
test/CodeGen/X86/combine-urem.ll
test/CodeGen/X86/conditional-indecrement.ll
test/CodeGen/X86/divide-by-constant.ll
test/CodeGen/X86/divrem.ll
test/CodeGen/X86/divrem8_ext.ll
test/CodeGen/X86/fast-isel-fold-mem.ll
test/CodeGen/X86/fast-isel-select-cmov.ll
test/CodeGen/X86/fast-isel-select-cmov2.ll
test/CodeGen/X86/fast-isel-select-pseudo-cmov.ll
test/CodeGen/X86/fast-isel-sext-zext.ll
test/CodeGen/X86/fast-isel-shift.ll
test/CodeGen/X86/fast-isel-store.ll
test/CodeGen/X86/fixup-bw-copy.ll
test/CodeGen/X86/fold-vector-sext-crash2.ll
test/CodeGen/X86/ghc-cc64.ll
test/CodeGen/X86/hipe-cc64.ll
test/CodeGen/X86/i128-mul.ll
test/CodeGen/X86/iabs.ll
test/CodeGen/X86/imul.ll
test/CodeGen/X86/ipra-local-linkage.ll
test/CodeGen/X86/legalize-shift-64.ll
test/CodeGen/X86/legalize-shl-vec.ll
test/CodeGen/X86/machine-combiner-int.ll
test/CodeGen/X86/machine-cse.ll
test/CodeGen/X86/madd.ll
test/CodeGen/X86/mask-negated-bool.ll
test/CodeGen/X86/misched-matmul.ll
test/CodeGen/X86/mul-constant-i16.ll
test/CodeGen/X86/mul-constant-i32.ll
test/CodeGen/X86/mul-constant-i64.ll
test/CodeGen/X86/mul-i1024.ll
test/CodeGen/X86/mul-i256.ll
test/CodeGen/X86/mul-i512.ll
test/CodeGen/X86/mul128.ll
test/CodeGen/X86/mul64.ll
test/CodeGen/X86/mwaitx-schedule.ll
test/CodeGen/X86/mwaitx.ll
test/CodeGen/X86/negate-i1.ll
test/CodeGen/X86/negate-shift.ll
test/CodeGen/X86/negate.ll
test/CodeGen/X86/no-sse2-avg.ll
test/CodeGen/X86/not-and-simplify.ll
test/CodeGen/X86/palignr.ll
test/CodeGen/X86/peep-setb.ll
test/CodeGen/X86/pku.ll
test/CodeGen/X86/pr12360.ll
test/CodeGen/X86/pr15705.ll
test/CodeGen/X86/pr15981.ll
test/CodeGen/X86/pr23664.ll
test/CodeGen/X86/pr28173.ll
test/CodeGen/X86/pr34657.ll
test/CodeGen/X86/ptest.ll
test/CodeGen/X86/rot16.ll
test/CodeGen/X86/rot64.ll
test/CodeGen/X86/rotate.ll
test/CodeGen/X86/rotate4.ll
test/CodeGen/X86/sar_fold64.ll
test/CodeGen/X86/scalar_widen_div.ll
test/CodeGen/X86/schedule-x86-64-shld.ll
test/CodeGen/X86/schedule-x86_64.ll
test/CodeGen/X86/select.ll
test/CodeGen/X86/select_const.ll
test/CodeGen/X86/setcc-logic.ll
test/CodeGen/X86/sext-i1.ll
test/CodeGen/X86/shift-and.ll
test/CodeGen/X86/shift-bmi2.ll
test/CodeGen/X86/shift-double-x86_64.ll
test/CodeGen/X86/shift-double.ll
test/CodeGen/X86/shift-pair.ll
test/CodeGen/X86/shuffle-of-insert.ll
test/CodeGen/X86/sret-implicit.ll
test/CodeGen/X86/sse1.ll
test/CodeGen/X86/sse3-schedule.ll
test/CodeGen/X86/sse42-intrinsics-fast-isel-x86_64.ll
test/CodeGen/X86/sse42-intrinsics-fast-isel.ll
test/CodeGen/X86/sse42-intrinsics-x86_64.ll
test/CodeGen/X86/sse42-schedule.ll
test/CodeGen/X86/subcarry.ll
test/CodeGen/X86/swift-return.ll
test/CodeGen/X86/swifterror.ll
test/CodeGen/X86/system-intrinsics-xsetbv.ll
test/CodeGen/X86/tbm-intrinsics-fast-isel-x86_64.ll
test/CodeGen/X86/tbm-intrinsics-fast-isel.ll
test/CodeGen/X86/tbm_patterns.ll
test/CodeGen/X86/trunc-subvector.ll
test/CodeGen/X86/twoaddr-lea.ll
test/CodeGen/X86/umul-with-overflow.ll
test/CodeGen/X86/urem-power-of-two.ll
test/CodeGen/X86/use-add-flags.ll
test/CodeGen/X86/vector-bitreverse.ll
test/CodeGen/X86/vector-blend.ll
test/CodeGen/X86/vector-compare-results.ll
test/CodeGen/X86/vector-interleave.ll
test/CodeGen/X86/vector-pcmp.ll
test/CodeGen/X86/vector-rotate-128.ll
test/CodeGen/X86/vector-shift-ashr-128.ll
test/CodeGen/X86/vector-shift-lshr-128.ll
test/CodeGen/X86/vector-shift-shl-128.ll
test/CodeGen/X86/vector-shuffle-128-v2.ll
test/CodeGen/X86/vector-shuffle-combining-sse4a.ll
test/CodeGen/X86/vector-shuffle-combining-ssse3.ll
test/CodeGen/X86/vector-shuffle-combining.ll
test/CodeGen/X86/vector-zext.ll
test/CodeGen/X86/vectorcall.ll
test/CodeGen/X86/vselect-minmax.ll
test/CodeGen/X86/vselect.ll
test/CodeGen/X86/widen_bitops-0.ll
test/CodeGen/X86/widen_bitops-1.ll
test/CodeGen/X86/widen_load-2.ll
test/CodeGen/X86/widen_load-3.ll
test/CodeGen/X86/win64_vararg.ll
test/CodeGen/X86/x64-cet-intrinsics.ll
test/CodeGen/X86/x86-64-bittest-logic.ll
test/CodeGen/X86/x86-64-double-shifts-Oz-Os-O2.ll
test/CodeGen/X86/x86-cmov-converter.ll
test/CodeGen/X86/x86-shrink-wrapping.ll
test/CodeGen/X86/xaluo.ll
test/CodeGen/X86/xchg-nofold.ll
test/CodeGen/X86/xmulo.ll
test/CodeGen/X86/xor.ll
test/DebugInfo/COFF/pieces.ll
test/DebugInfo/X86/live-debug-values.ll
test/DebugInfo/X86/live-debug-variables.ll
test/DebugInfo/X86/pieces-3.ll
More information about the llvm-commits
mailing list