[PATCH] D43042: [MachineOperand][Target] Add target option to disable setting MachineOperand::isRenamable

Geoff Berry via Phabricator via llvm-commits llvm-commits at lists.llvm.org
Wed Feb 21 12:31:35 PST 2018


gberry updated this revision to Diff 135311.
gberry added a comment.

New version based on review feedback.


Repository:
  rL LLVM

https://reviews.llvm.org/D43042

Files:
  include/llvm/CodeGen/MachineInstr.h
  include/llvm/CodeGen/MachineOperand.h
  include/llvm/Target/Target.td
  lib/CodeGen/MachineInstr.cpp
  lib/CodeGen/MachineOperand.cpp
  lib/CodeGen/MachineVerifier.cpp
  lib/CodeGen/RegAllocFast.cpp
  lib/CodeGen/VirtRegMap.cpp
  lib/Target/AArch64/AArch64.td
  lib/Target/AMDGPU/AMDGPU.td
  lib/Target/AMDGPU/SIInsertSkips.cpp
  lib/Target/AMDGPU/SIInstrFormats.td
  lib/Target/AMDGPU/SIOptimizeExecMasking.cpp
  lib/Target/AMDGPU/VOPInstructions.td
  lib/Target/ARM/ARM.td
  lib/Target/ARM/ARMBaseInstrInfo.cpp
  lib/Target/ARM/ARMExpandPseudoInsts.cpp
  lib/Target/ARM/ARMISelLowering.cpp
  lib/Target/Hexagon/Hexagon.td
  lib/Target/Hexagon/RDFCopy.cpp
  lib/Target/Mips/Mips.td
  lib/Target/PowerPC/PPC.td
  lib/Target/RISCV/RISCV.td
  lib/Target/Sparc/Sparc.td
  lib/Target/SystemZ/SystemZ.td
  lib/Target/X86/X86.td
  lib/Target/X86/X86FloatingPoint.cpp
  utils/TableGen/CodeGenTarget.cpp
  utils/TableGen/CodeGenTarget.h
  utils/TableGen/InstrInfoEmitter.cpp

-------------- next part --------------
A non-text attachment was scrubbed...
Name: D43042.135311.patch
Type: text/x-patch
Size: 23149 bytes
Desc: not available
URL: <http://lists.llvm.org/pipermail/llvm-commits/attachments/20180221/74b633b0/attachment.bin>


More information about the llvm-commits mailing list