[PATCH] D40343: AMDGPU: Do not combine loads/store across physreg defs

Phabricator via Phabricator via llvm-commits llvm-commits at lists.llvm.org
Wed Feb 21 05:34:52 PST 2018


This revision was automatically updated to reflect the committed changes.
Closed by commit rL325677: AMDGPU: Do not combine loads/store across physreg defs (authored by nha, committed by ).

Changed prior to commit:
  https://reviews.llvm.org/D40343?vs=131807&id=135236#toc

Repository:
  rL LLVM

https://reviews.llvm.org/D40343

Files:
  llvm/trunk/lib/Target/AMDGPU/SILoadStoreOptimizer.cpp
  llvm/trunk/test/CodeGen/AMDGPU/ds_read2.ll
  llvm/trunk/test/CodeGen/AMDGPU/llvm.amdgcn.interp.ll
  llvm/trunk/test/CodeGen/AMDGPU/smrd.ll

-------------- next part --------------
A non-text attachment was scrubbed...
Name: D40343.135236.patch
Type: text/x-patch
Size: 7943 bytes
Desc: not available
URL: <http://lists.llvm.org/pipermail/llvm-commits/attachments/20180221/f646e0f0/attachment.bin>


More information about the llvm-commits mailing list