[PATCH] D43409: [GISel]: Don't assert when constraining Registers which are uses if there's no regclass.

[Aditya Nandakumar via Phabricator via llvm-commits]

aditya_nandakumar created this revision.
aditya_nandakumar added reviewers: qcolombet, ab, dsanders, rovka.
Herald added a subscriber: javed.absar.

Currently we assert that only non target specific opcodes can have missing RegisterClass constraints in the MCDesc. The backend can have instructions with register operands but don't have RegisterClass constraints (say using unknown_tuple) in which case the instruction defining the register will constrain it.
Change the assert to only fire if a def has no regclass.


Repository:
  rL LLVM

https://reviews.llvm.org/D43409

Files:
  include/llvm/CodeGen/GlobalISel/Utils.h
  lib/CodeGen/GlobalISel/Utils.cpp
  lib/Target/AArch64/AArch64CallLowering.cpp
  lib/Target/ARM/ARMCallLowering.cpp
  lib/Target/X86/X86CallLowering.cpp

-------------- next part --------------
A non-text attachment was scrubbed...
Name: D43409.134714.patch
Type: text/x-patch
Size: 4918 bytes
Desc: not available
URL: <http://lists.llvm.org/pipermail/llvm-commits/attachments/20180216/94acc899/attachment.bin>