[PATCH] D43222: [X86] Add combine to shrink 64-bit ands when one input is an any_extend and the other input guarantees upper 32 bits are 0.
Craig Topper via Phabricator via llvm-commits
llvm-commits at lists.llvm.org
Mon Feb 12 22:26:18 PST 2018
craig.topper updated this revision to Diff 133993.
craig.topper added a comment.
Remove the check for the any_extend. Just do it anytime the and has a non-constant RHS. Doing this for constant RHS can cause infinite loops.
Repository:
rL LLVM
https://reviews.llvm.org/D43222
Files:
lib/Target/X86/X86ISelLowering.cpp
test/CodeGen/X86/bmi.ll
test/CodeGen/X86/gather-addresses.ll
test/CodeGen/X86/pr32284.ll
-------------- next part --------------
A non-text attachment was scrubbed...
Name: D43222.133993.patch
Type: text/x-patch
Size: 6714 bytes
Desc: not available
URL: <http://lists.llvm.org/pipermail/llvm-commits/attachments/20180213/48e2333e/attachment.bin>
More information about the llvm-commits
mailing list