olista01 added a comment. > Was only wondering about the Cortex-A8 -> A15 change in the test run line. That's because these banked register instructions were added with the virtualization extension. Repository: rL LLVM https://reviews.llvm.org/D43066