[PATCH] D42647: AMDGPU: Track physreg uses in SILoadStoreOptimizer

Nicolai Hähnle via Phabricator via llvm-commits llvm-commits at lists.llvm.org
Mon Jan 29 08:30:13 PST 2018


nhaehnle created this revision.
nhaehnle added reviewers: arsenm, mareko, rampitec.
Herald added subscribers: t-tye, tpr, dstuttard, yaxunl, wdng, kzhuravl.

This handles def-after-use of physregs, and allows us to merge loads and
stores even across some physreg defs (typically M0 defs).

Change-Id: I076484b2bda27c2cf46013c845a0380c5b89b67b


Repository:
  rL LLVM

https://reviews.llvm.org/D42647

Files:
  lib/Target/AMDGPU/SILoadStoreOptimizer.cpp
  test/CodeGen/AMDGPU/smrd.ll

-------------- next part --------------
A non-text attachment was scrubbed...
Name: D42647.131810.patch
Type: text/x-patch
Size: 7823 bytes
Desc: not available
URL: <http://lists.llvm.org/pipermail/llvm-commits/attachments/20180129/202876be/attachment.bin>


More information about the llvm-commits mailing list