[PATCH] D42313: [X86] Don't reorder (srl (and X, C1), C2) if (and X, C1) can be matched as a movzx

[Phabricator via Phabricator via llvm-commits]

This revision was automatically updated to reflect the committed changes.
Closed by commit rL323175: [X86] Don't reorder (srl (and X, C1), C2) if (and X, C1) can be matched as a… (authored by ctopper, committed by ).

Changed prior to commit:
  https://reviews.llvm.org/D42313?vs=130750&id=131002#toc

Repository:
  rL LLVM

https://reviews.llvm.org/D42313

Files:
  llvm/trunk/lib/Target/X86/X86ISelLowering.cpp
  llvm/trunk/test/CodeGen/X86/avx512bw-intrinsics-fast-isel.ll
  llvm/trunk/test/CodeGen/X86/avx512bw-intrinsics-upgrade.ll
  llvm/trunk/test/CodeGen/X86/zext-demanded.ll

-------------- next part --------------
A non-text attachment was scrubbed...
Name: D42313.131002.patch
Type: text/x-patch
Size: 127233 bytes
Desc: not available
URL: <http://lists.llvm.org/pipermail/llvm-commits/attachments/20180123/87aeabfd/attachment.bin>