[PATCH] D42313: [X86] Don't reorder (srl (and X, C1), C2) if (and X, C1) can be matched as a movzx

[Craig Topper via Phabricator via llvm-commits]

craig.topper updated this revision to Diff 130750.
craig.topper added a comment.

Rebase after adding zext-demanded.ll test


https://reviews.llvm.org/D42313

Files:
  lib/Target/X86/X86ISelLowering.cpp
  test/CodeGen/X86/avx512bw-intrinsics-fast-isel.ll
  test/CodeGen/X86/avx512bw-intrinsics-upgrade.ll
  test/CodeGen/X86/zext-demanded.ll

-------------- next part --------------
A non-text attachment was scrubbed...
Name: D42313.130750.patch
Type: text/x-patch
Size: 127101 bytes
Desc: not available
URL: <http://lists.llvm.org/pipermail/llvm-commits/attachments/20180120/f8c7f68e/attachment-0001.bin>