[PATCH] D41850: [X86] Add a DAG combine to combine (sext (setcc)) with VLX

[Craig Topper via Phabricator via llvm-commits]

craig.topper updated this revision to Diff 129033.
craig.topper added a comment.

Also block SETNE since that requires an XOR with all 1s to implement.


https://reviews.llvm.org/D41850

Files:
  lib/Target/X86/X86ISelLowering.cpp
  test/CodeGen/X86/avx-schedule.ll
  test/CodeGen/X86/avx2-schedule.ll
  test/CodeGen/X86/avx512-vec-cmp.ll
  test/CodeGen/X86/avx512-vec3-crash.ll
  test/CodeGen/X86/commute-fcmp.ll
  test/CodeGen/X86/sse41-schedule.ll
  test/CodeGen/X86/sse42-schedule.ll
  test/CodeGen/X86/vector-compare-all_of.ll
  test/CodeGen/X86/vector-compare-any_of.ll
  test/CodeGen/X86/vselect-packss.ll

-------------- next part --------------
A non-text attachment was scrubbed...
Name: D41850.129033.patch
Type: text/x-patch
Size: 37918 bytes
Desc: not available
URL: <http://lists.llvm.org/pipermail/llvm-commits/attachments/20180109/d3f01e44/attachment-0001.bin>