[PATCH] D41651: AMDGPU: Add 32-bit constant address space

[Marek Olšák via Phabricator via llvm-commits]

mareko updated this revision to Diff 128485.
mareko added a comment.

Version 2: As discussed on IRC.

HSA is the only one that cares about unaligned loads. Unaligned loads are
broken on all other targets.


https://reviews.llvm.org/D41651

Files:
  lib/Target/AMDGPU/AMDGPU.h
  lib/Target/AMDGPU/AMDGPUCodeGenPrepare.cpp
  lib/Target/AMDGPU/AMDGPUISelDAGToDAG.cpp
  lib/Target/AMDGPU/AMDGPUTargetMachine.cpp
  lib/Target/AMDGPU/AMDGPUTargetTransformInfo.cpp
  lib/Target/AMDGPU/SIISelLowering.cpp
  lib/Target/AMDGPU/Utils/AMDGPUBaseInfo.cpp
  test/CodeGen/AMDGPU/constant-address-space-32bit.ll
  test/CodeGen/AMDGPU/cttz_zero_undef.ll
  test/CodeGen/AMDGPU/flat-address-space.ll
  test/CodeGen/AMDGPU/unaligned-load-store.ll

-------------- next part --------------
A non-text attachment was scrubbed...
Name: D41651.128485.patch
Type: text/x-patch
Size: 25819 bytes
Desc: not available
URL: <http://lists.llvm.org/pipermail/llvm-commits/attachments/20180103/875226cb/attachment.bin>