[PATCH] D41323: [X86][SSE] Add cpu feature for aggressive combining to variable shuffles

Zvi Rackover via Phabricator via llvm-commits llvm-commits at lists.llvm.org
Mon Dec 18 06:26:28 PST 2017

Previous message: [llvm] r320983 - [LVI] Support for ashr in LVI
Next message: [PATCH] D41323: [X86][SSE] Add cpu feature for aggressive combining to variable shuffles
Messages sorted by: [ date ] [ thread ] [ subject ] [ author ]

zvi added a comment.

LGTM.  Thanks


Repository:
  rL LLVM

https://reviews.llvm.org/D41323

Previous message: [llvm] r320983 - [LVI] Support for ashr in LVI
Next message: [PATCH] D41323: [X86][SSE] Add cpu feature for aggressive combining to variable shuffles
Messages sorted by: [ date ] [ thread ] [ subject ] [ author ]

More information about the llvm-commits mailing list