[PATCH] D41126: [SelectionDAG] Fixed f16-from-vector promotion problem

[Tim Renouf via Phabricator via llvm-commits]

tpr marked 4 inline comments as done.
tpr added inline comments.


================
Comment at: test/CodeGen/AMDGPU/unpack-half.ll:20
+  %7 = extractelement <2 x i32> %bc, i32 1
+  call void @llvm.amdgcn.tbuffer.store.i32(i32 %7, <4 x i32> undef, i32 0, i32 4, i32 %0, i32 0, i32 4, i32 4, i1 true, i1 true) #0
+  ret void
----------------
arsenm wrote:
> You can probably replace the intrinsics with a regular load and store
That made it crash, probably because I didn't get the right address space or something. I think it's easier to leave it with the intrinsics from the original reproducer.


https://reviews.llvm.org/D41126