[PATCH] D40836: [CodeGen] Use MachineOperand::print in the MIRPrinter for MO_Register.

Francis Visoiu Mistrih via Phabricator via llvm-commits llvm-commits at lists.llvm.org
Wed Dec 6 04:17:48 PST 2017 

thegameg updated this revision to Diff 125695.
thegameg retitled this revision from "[CodeGen] Unify printing API for MachineOperand between MIR and debug" to "[CodeGen] Use MachineOperand::print in the MIRPrinter for MO_Register.".
thegameg edited the summary of this revision.
thegameg added reviewers: aprantl, qcolombet.
thegameg added a comment.
Herald added subscribers: kbarton, eraman, javed.absar, nhaehnle, nemanjai, sdardis, arsenm, dschuff, jholewinski.

- Move implementation from the MIRPrinter to MachineOperand.
- Update tests.


https://reviews.llvm.org/D40836

Files:
  include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h
  include/llvm/CodeGen/LivePhysRegs.h
  include/llvm/CodeGen/MachineBasicBlock.h
  include/llvm/CodeGen/MachineInstr.h
  include/llvm/CodeGen/MachineInstrBundle.h
  include/llvm/CodeGen/MachineOperand.h
  include/llvm/CodeGen/TargetInstrInfo.h
  include/llvm/CodeGen/TargetRegisterInfo.h
  lib/CodeGen/AggressiveAntiDepBreaker.cpp
  lib/CodeGen/AsmPrinter/AsmPrinter.cpp
  lib/CodeGen/BranchFolding.cpp
  lib/CodeGen/CriticalAntiDepBreaker.cpp
  lib/CodeGen/ExpandPostRAPseudos.cpp
  lib/CodeGen/ImplicitNullChecks.cpp
  lib/CodeGen/InlineSpiller.cpp
  lib/CodeGen/LiveIntervalAnalysis.cpp
  lib/CodeGen/LiveVariables.cpp
  lib/CodeGen/MIRPrinter.cpp
  lib/CodeGen/MachineCSE.cpp
  lib/CodeGen/MachineCopyPropagation.cpp
  lib/CodeGen/MachineInstr.cpp
  lib/CodeGen/MachineOperand.cpp
  lib/CodeGen/MachineSink.cpp
  lib/CodeGen/MachineVerifier.cpp
  lib/CodeGen/RegAllocFast.cpp
  lib/CodeGen/RegisterCoalescer.cpp
  lib/CodeGen/RegisterScavenging.cpp
  lib/CodeGen/SplitKit.cpp
  lib/CodeGen/TargetRegisterInfo.cpp
  lib/CodeGen/TwoAddressInstructionPass.cpp
  lib/CodeGen/VirtRegMap.cpp
  lib/Target/AArch64/AArch64A57FPLoadBalancing.cpp
  lib/Target/AArch64/AArch64InstrInfo.cpp
  lib/Target/AArch64/AArch64LoadStoreOptimizer.cpp
  lib/Target/AMDGPU/AMDGPUMachineCFGStructurizer.cpp
  lib/Target/AMDGPU/CaymanInstructions.td
  lib/Target/AMDGPU/EvergreenInstructions.td
  lib/Target/AMDGPU/R600OptimizeVectorRegisters.cpp
  lib/Target/AMDGPU/SIFixWWMLiveness.cpp
  lib/Target/AMDGPU/SIFoldOperands.cpp
  lib/Target/AMDGPU/SIPeepholeSDWA.cpp
  lib/Target/ARM/ARMBaseInstrInfo.cpp
  lib/Target/ARM/ARMExpandPseudoInsts.cpp
  lib/Target/ARM/ARMISelLowering.cpp
  lib/Target/ARM/ARMLoadStoreOptimizer.cpp
  lib/Target/BPF/BPFISelDAGToDAG.cpp
  lib/Target/Hexagon/HexagonBlockRanges.cpp
  lib/Target/Hexagon/HexagonConstPropagation.cpp
  lib/Target/Hexagon/HexagonCopyToCombine.cpp
  lib/Target/Hexagon/HexagonEarlyIfConv.cpp
  lib/Target/Hexagon/HexagonExpandCondsets.cpp
  lib/Target/Hexagon/HexagonHardwareLoops.cpp
  lib/Target/Hexagon/HexagonInstrInfo.cpp
  lib/Target/Hexagon/HexagonNewValueJump.cpp
  lib/Target/Hexagon/HexagonPeephole.cpp
  lib/Target/Hexagon/HexagonVLIWPacketizer.cpp
  lib/Target/Hexagon/MCTargetDesc/HexagonMCDuplexInfo.cpp
  lib/Target/Hexagon/MCTargetDesc/HexagonMCShuffler.cpp
  lib/Target/Hexagon/RDFGraph.h
  lib/Target/Mips/MipsInstrInfo.cpp
  lib/Target/NVPTX/NVPTXPeephole.cpp
  lib/Target/PowerPC/PPCBranchCoalescing.cpp
  lib/Target/PowerPC/PPCInstrInfo.cpp
  lib/Target/PowerPC/PPCMIPeephole.cpp
  lib/Target/PowerPC/PPCQPXLoadSplat.cpp
  lib/Target/PowerPC/PPCVSXFMAMutate.cpp
  lib/Target/SystemZ/SystemZElimCompare.cpp
  lib/Target/X86/README-X86-64.txt
  lib/Target/X86/X86FixupBWInsts.cpp
  lib/Target/X86/X86InstrInfo.cpp
  lib/Target/X86/X86VZeroUpper.cpp
  test/CodeGen/AArch64/GlobalISel/arm64-fallback.ll
  test/CodeGen/AArch64/GlobalISel/verify-regbankselected.mir
  test/CodeGen/AArch64/GlobalISel/verify-selected.mir
  test/CodeGen/AArch64/aarch64-a57-fp-load-balancing.ll
  test/CodeGen/AArch64/arm64-2012-05-22-LdStOptBug.ll
  test/CodeGen/AArch64/arm64-csldst-mmo.ll
  test/CodeGen/AArch64/arm64-dead-register-def-bug.ll
  test/CodeGen/AArch64/arm64-fast-isel-rem.ll
  test/CodeGen/AArch64/arm64-ldp-cluster.ll
  test/CodeGen/AArch64/arm64-misched-forwarding-A53.ll
  test/CodeGen/AArch64/arm64-misched-memdep-bug.ll
  test/CodeGen/AArch64/arm64-misched-multimmo.ll
  test/CodeGen/AArch64/loh.mir
  test/CodeGen/AArch64/machine-copy-prop.ll
  test/CodeGen/AArch64/scheduledag-constreg.mir
  test/CodeGen/AArch64/tailcall_misched_graph.ll
  test/CodeGen/AMDGPU/llvm.dbg.value.ll
  test/CodeGen/AMDGPU/schedule-regpressure.mir
  test/CodeGen/ARM/2010-06-29-PartialRedefFastAlloc.ll
  test/CodeGen/ARM/2011-11-14-EarlyClobber.ll
  test/CodeGen/ARM/2014-01-09-pseudo_expand_implicit_reg.ll
  test/CodeGen/ARM/Windows/vla-cpsr.ll
  test/CodeGen/ARM/crash-greedy.ll
  test/CodeGen/ARM/ifcvt-dead-def.ll
  test/CodeGen/ARM/misched-copy-arm.ll
  test/CodeGen/ARM/misched-int-basic-thumb2.mir
  test/CodeGen/ARM/misched-int-basic.mir
  test/CodeGen/ARM/sched-it-debug-nodes.mir
  test/CodeGen/ARM/single-issue-r52.mir
  test/CodeGen/ARM/subreg-remat.ll
  test/CodeGen/ARM/vldm-liveness.mir
  test/CodeGen/AVR/select-must-add-unconditional-jump.ll
  test/CodeGen/Hexagon/branch-folder-hoist-kills.mir
  test/CodeGen/Hexagon/post-inc-aa-metadata.ll
  test/CodeGen/Lanai/lanai-misched-trivial-disjoint.ll
  test/CodeGen/PowerPC/byval-agg-info.ll
  test/CodeGen/PowerPC/opt-cmp-inst-cr0-live.ll
  test/CodeGen/PowerPC/quadint-return.ll
  test/CodeGen/SystemZ/pr32505.ll
  test/CodeGen/SystemZ/regalloc-fast-invalid-kill-flag.mir
  test/CodeGen/Thumb2/2010-06-14-NEONCoalescer.ll
  test/CodeGen/X86/2010-02-12-CoalescerBug-Impdef.ll
  test/CodeGen/X86/2010-02-23-RematImplicitSubreg.ll
  test/CodeGen/X86/2010-04-08-CoalescerBug.ll
  test/CodeGen/X86/2010-05-12-FastAllocKills.ll
  test/CodeGen/X86/GlobalISel/add-scalar.ll
  test/CodeGen/X86/GlobalISel/ext-x86-64.ll
  test/CodeGen/X86/GlobalISel/ext.ll
  test/CodeGen/X86/GlobalISel/gep.ll
  test/CodeGen/X86/GlobalISel/x86_64-fallback.ll
  test/CodeGen/X86/add-sub-nsw-nuw.ll
  test/CodeGen/X86/add.ll
  test/CodeGen/X86/addcarry.ll
  test/CodeGen/X86/anyext.ll
  test/CodeGen/X86/atomic-eflags-reuse.ll
  test/CodeGen/X86/avx-cast.ll
  test/CodeGen/X86/avx-cmp.ll
  test/CodeGen/X86/avx-intrinsics-fast-isel.ll
  test/CodeGen/X86/avx-intrinsics-x86-upgrade.ll
  test/CodeGen/X86/avx-vinsertf128.ll
  test/CodeGen/X86/avx-vzeroupper.ll
  test/CodeGen/X86/avx2-conversions.ll
  test/CodeGen/X86/avx2-intrinsics-fast-isel.ll
  test/CodeGen/X86/avx2-shift.ll
  test/CodeGen/X86/avx2-vector-shifts.ll
  test/CodeGen/X86/avx512-arith.ll
  test/CodeGen/X86/avx512-build-vector.ll
  test/CodeGen/X86/avx512-calling-conv.ll
  test/CodeGen/X86/avx512-cmp-kor-sequence.ll
  test/CodeGen/X86/avx512-cvt.ll
  test/CodeGen/X86/avx512-ext.ll
  test/CodeGen/X86/avx512-extract-subvector.ll
  test/CodeGen/X86/avx512-hadd-hsub.ll
  test/CodeGen/X86/avx512-insert-extract.ll
  test/CodeGen/X86/avx512-insert-extract_i1.ll
  test/CodeGen/X86/avx512-intrinsics-upgrade.ll
  test/CodeGen/X86/avx512-intrinsics.ll
  test/CodeGen/X86/avx512-mask-op.ll
  test/CodeGen/X86/avx512-memfold.ll
  test/CodeGen/X86/avx512-regcall-Mask.ll
  test/CodeGen/X86/avx512-regcall-NoMask.ll
  test/CodeGen/X86/avx512-schedule.ll
  test/CodeGen/X86/avx512-select.ll
  test/CodeGen/X86/avx512-shift.ll
  test/CodeGen/X86/avx512-shuffles/partial_permute.ll
  test/CodeGen/X86/avx512-trunc.ll
  test/CodeGen/X86/avx512-vbroadcast.ll
  test/CodeGen/X86/avx512-vec-cmp.ll
  test/CodeGen/X86/avx512-vec3-crash.ll
  test/CodeGen/X86/avx512bw-intrinsics-upgrade.ll
  test/CodeGen/X86/avx512bw-mov.ll
  test/CodeGen/X86/avx512bwvl-intrinsics-upgrade.ll
  test/CodeGen/X86/avx512bwvl-intrinsics.ll
  test/CodeGen/X86/avx512bwvl-vec-test-testn.ll
  test/CodeGen/X86/avx512dq-intrinsics-upgrade.ll
  test/CodeGen/X86/avx512dq-intrinsics.ll
  test/CodeGen/X86/avx512dq-mask-op.ll
  test/CodeGen/X86/avx512dqvl-intrinsics-upgrade.ll
  test/CodeGen/X86/avx512dqvl-intrinsics.ll
  test/CodeGen/X86/avx512f-vec-test-testn.ll
  test/CodeGen/X86/avx512vl-intrinsics-upgrade.ll
  test/CodeGen/X86/avx512vl-intrinsics.ll
  test/CodeGen/X86/avx512vl-vec-cmp.ll
  test/CodeGen/X86/avx512vl-vec-masked-cmp.ll
  test/CodeGen/X86/avx512vl-vec-test-testn.ll
  test/CodeGen/X86/bitcast-and-setcc-128.ll
  test/CodeGen/X86/bitcast-and-setcc-256.ll
  test/CodeGen/X86/bitcast-and-setcc-512.ll
  test/CodeGen/X86/bitcast-int-to-vector-bool-sext.ll
  test/CodeGen/X86/bitcast-int-to-vector-bool-zext.ll
  test/CodeGen/X86/bitcast-int-to-vector-bool.ll
  test/CodeGen/X86/bitcast-int-to-vector.ll
  test/CodeGen/X86/bitcast-setcc-128.ll
  test/CodeGen/X86/bitcast-setcc-256.ll
  test/CodeGen/X86/bitcast-setcc-512.ll
  test/CodeGen/X86/bitreverse.ll
  test/CodeGen/X86/bmi-schedule.ll
  test/CodeGen/X86/bmi.ll
  test/CodeGen/X86/bool-simplify.ll
  test/CodeGen/X86/bool-vector.ll
  test/CodeGen/X86/broadcastm-lowering.ll
  test/CodeGen/X86/bypass-slow-division-32.ll
  test/CodeGen/X86/bypass-slow-division-64.ll
  test/CodeGen/X86/clz.ll
  test/CodeGen/X86/cmov-into-branch.ll
  test/CodeGen/X86/cmov-promotion.ll
  test/CodeGen/X86/cmov.ll
  test/CodeGen/X86/cmovcmov.ll
  test/CodeGen/X86/coalescer-dce.ll
  test/CodeGen/X86/combine-abs.ll
  test/CodeGen/X86/compress_expand.ll
  test/CodeGen/X86/critical-edge-split-2.ll
  test/CodeGen/X86/ctpop-combine.ll
  test/CodeGen/X86/dagcombine-cse.ll
  test/CodeGen/X86/divide-by-constant.ll
  test/CodeGen/X86/divrem.ll
  test/CodeGen/X86/divrem8_ext.ll
  test/CodeGen/X86/extractelement-index.ll
  test/CodeGen/X86/f16c-intrinsics-fast-isel.ll
  test/CodeGen/X86/fast-isel-cmp.ll
  test/CodeGen/X86/fast-isel-sext-zext.ll
  test/CodeGen/X86/fast-isel-shift.ll
  test/CodeGen/X86/fixup-bw-copy.ll
  test/CodeGen/X86/fixup-bw-inst.mir
  test/CodeGen/X86/gpr-to-mask.ll
  test/CodeGen/X86/half.ll
  test/CodeGen/X86/handle-move.ll
  test/CodeGen/X86/horizontal-reduce-smax.ll
  test/CodeGen/X86/horizontal-reduce-smin.ll
  test/CodeGen/X86/horizontal-reduce-umax.ll
  test/CodeGen/X86/horizontal-reduce-umin.ll
  test/CodeGen/X86/iabs.ll
  test/CodeGen/X86/illegal-bitfield-loadstore.ll
  test/CodeGen/X86/imul.ll
  test/CodeGen/X86/inline-asm-fpstack.ll
  test/CodeGen/X86/lea-3.ll
  test/CodeGen/X86/lea-opt-cse3.ll
  test/CodeGen/X86/lea32-schedule.ll
  test/CodeGen/X86/liveness-local-regalloc.ll
  test/CodeGen/X86/loop-search.ll
  test/CodeGen/X86/lzcnt-schedule.ll
  test/CodeGen/X86/lzcnt-zext-cmp.ll
  test/CodeGen/X86/machine-cp.ll
  test/CodeGen/X86/machine-cse.ll
  test/CodeGen/X86/masked_gather_scatter.ll
  test/CodeGen/X86/masked_memop.ll
  test/CodeGen/X86/misched-copy.ll
  test/CodeGen/X86/movmsk.ll
  test/CodeGen/X86/mul-constant-i16.ll
  test/CodeGen/X86/mul-constant-i32.ll
  test/CodeGen/X86/mul-constant-result.ll
  test/CodeGen/X86/negate-i1.ll
  test/CodeGen/X86/norex-subreg.ll
  test/CodeGen/X86/oddshuffles.ll
  test/CodeGen/X86/or-lea.ll
  test/CodeGen/X86/phys_subreg_coalesce-3.ll
  test/CodeGen/X86/pmul.ll
  test/CodeGen/X86/popcnt-schedule.ll
  test/CodeGen/X86/popcnt.ll
  (80 more files...)

-------------- next part --------------
A non-text attachment was scrubbed...
Name: D40836.125695.patch
Type: text/x-patch
Size: 1267661 bytes
Desc: not available
URL: <http://lists.llvm.org/pipermail/llvm-commits/attachments/20171206/58ffbd64/attachment-0001.bin>

More information about the llvm-commits mailing list