[PATCH] D39400: WIP: [MachineOperand][MIR] Add isRenamable to MachineOperand.

Matthias Braun via Phabricator via llvm-commits llvm-commits at lists.llvm.org
Mon Dec 4 16:05:34 PST 2017


MatzeB added a comment.

It would also be nice to pick a suitable test in test/CodeGen/MIR/X86/register-operand* and add one line to ensure .mir prints/parses the flag correctly.


https://reviews.llvm.org/D39400





More information about the llvm-commits mailing list