[PATCH] D40667: [DAGCombine] Simplify ISD::AND handling in ReduceLoadWidth
Eli Friedman via Phabricator via llvm-commits
llvm-commits at lists.llvm.org
Thu Nov 30 12:12:58 PST 2017
efriedma created this revision.
Followup to https://reviews.llvm.org/D39595. Removes a bunch of redundant checks.
Repository:
rL LLVM
https://reviews.llvm.org/D40667
Files:
lib/CodeGen/SelectionDAG/DAGCombiner.cpp
Index: lib/CodeGen/SelectionDAG/DAGCombiner.cpp
===================================================================
--- lib/CodeGen/SelectionDAG/DAGCombiner.cpp
+++ lib/CodeGen/SelectionDAG/DAGCombiner.cpp
@@ -8019,29 +8019,14 @@
ExtVT = EVT::getIntegerVT(*DAG.getContext(),
VT.getSizeInBits() - ShiftAmt);
} else if (Opc == ISD::AND) {
- bool HasAnyExt = N0.getOpcode() == ISD::ANY_EXTEND;
- LoadSDNode *LN0 =
- HasAnyExt ? cast<LoadSDNode>(N0.getOperand(0)) : cast<LoadSDNode>(N0);
-
- if (LN0->getExtensionType() == ISD::SEXTLOAD ||
- !LN0->isUnindexed() || !N0.hasOneUse() || !SDValue(LN0, 0).hasOneUse())
- return SDValue();
-
- auto N1C = dyn_cast<ConstantSDNode>(N->getOperand(1));
- if (!N1C)
+ // An AND with a constant mask is the same as a truncate + zero-extend.
+ auto AndC = dyn_cast<ConstantSDNode>(N->getOperand(1));
+ if (!AndC || !AndC->getAPIntValue().isMask())
return SDValue();
- EVT LoadedVT;
- bool NarrowLoad = false;
+ unsigned ActiveBits = AndC->getAPIntValue().countTrailingOnes();
ExtType = ISD::ZEXTLOAD;
- VT = HasAnyExt ? LN0->getValueType(0) : VT;
- if (!isAndLoadExtLoad(N1C, LN0, VT, ExtVT, LoadedVT, NarrowLoad))
- return SDValue();
-
- if (!NarrowLoad)
- return DAG.getExtLoad(ISD::ZEXTLOAD, SDLoc(LN0), VT,
- LN0->getChain(), LN0->getBasePtr(), ExtVT,
- LN0->getMemOperand());
+ ExtVT = EVT::getIntegerVT(*DAG.getContext(), ActiveBits);
}
if (LegalOperations && !TLI.isLoadExtLegal(ExtType, VT, ExtVT))
return SDValue();
-------------- next part --------------
A non-text attachment was scrubbed...
Name: D40667.124988.patch
Type: text/x-patch
Size: 1652 bytes
Desc: not available
URL: <http://lists.llvm.org/pipermail/llvm-commits/attachments/20171130/9ba0dd76/attachment.bin>
More information about the llvm-commits
mailing list