[PATCH] D39895: [RISCV] MC layer support for the standard RV32D instruction set extension

[Alex Bradbury via Phabricator via llvm-commits]

asb updated this revision to Diff 123765.
asb marked an inline comment as done.
asb added a comment.
Herald added a subscriber: jordy.potman.lists.

Rebase and remove extra {} around single statement if block.


https://reviews.llvm.org/D39895

Files:
  lib/Target/RISCV/AsmParser/RISCVAsmParser.cpp
  lib/Target/RISCV/Disassembler/RISCVDisassembler.cpp
  lib/Target/RISCV/RISCV.td
  lib/Target/RISCV/RISCVInstrInfo.td
  lib/Target/RISCV/RISCVInstrInfoD.td
  lib/Target/RISCV/RISCVRegisterInfo.td
  lib/Target/RISCV/RISCVSubtarget.h
  test/MC/RISCV/rv32d-invalid.s
  test/MC/RISCV/rv32d-valid.s
  test/MC/RISCV/rv32f-invalid.s

-------------- next part --------------
A non-text attachment was scrubbed...
Name: D39895.123765.patch
Type: text/x-patch
Size: 21740 bytes
Desc: not available
URL: <http://lists.llvm.org/pipermail/llvm-commits/attachments/20171121/1724d3a9/attachment.bin>