[PATCH] D40098: [AMDGPU] Improve hazard checks for inline asm statements

[Mark Searles via Phabricator via llvm-commits]

msearles created this revision.
Herald added subscribers: eraman, t-tye, tpr, dstuttard, yaxunl, nhaehnle, wdng, kzhuravl.

[AMDGPU] Add GCNHazardRecognizer::checkInlineAsmHazards() and GCNHazardRecognizer::checkVALUHazardsHelper(). checkInlineAsmHazards() checks INLINEASM for hazards that we particularly care about (so not exhaustive); this patch adds a check for INLINEASM that defs vregs that hold data-to-be stored by immediately preceding store of more than 8 bytes. If the instr were not within an INLINEASM, this scenario would be handled by checkVALUHazard(). Add checkVALUHazardsHelper(), which will be called by both checkVALUHazards() and checkInlineAsmHazards().


https://reviews.llvm.org/D40098

Files:
  lib/Target/AMDGPU/GCNHazardRecognizer.cpp
  lib/Target/AMDGPU/GCNHazardRecognizer.h
  test/CodeGen/AMDGPU/hazard-inlineasm.mir

-------------- next part --------------
A non-text attachment was scrubbed...
Name: D40098.123075.patch
Type: text/x-patch
Size: 5594 bytes
Desc: not available
URL: <http://lists.llvm.org/pipermail/llvm-commits/attachments/20171115/978e6373/attachment.bin>