[PATCH] D37065: Ensure standard pseudo instructions (TargetOpcode::*) are compatible with guessInstructionProperties=0
Alex Bradbury via Phabricator via llvm-commits
llvm-commits at lists.llvm.org
Wed Nov 8 01:26:52 PST 2017
This revision was automatically updated to reflect the committed changes.
Closed by commit rL317674: [NFCI] Ensure TargetOpcode::* are compatible with guessInstructionProperties=0 (authored by asb).
Changed prior to commit:
https://reviews.llvm.org/D37065?vs=119906&id=122040#toc
Repository:
rL LLVM
https://reviews.llvm.org/D37065
Files:
llvm/trunk/include/llvm/Target/Target.td
llvm/trunk/lib/Target/RISCV/RISCV.td
-------------- next part --------------
A non-text attachment was scrubbed...
Name: D37065.122040.patch
Type: text/x-patch
Size: 3465 bytes
Desc: not available
URL: <http://lists.llvm.org/pipermail/llvm-commits/attachments/20171108/4d0e66d1/attachment-0001.bin>
More information about the llvm-commits
mailing list