[PATCH] D39415: [ARMISelLowering] Better handling of NEON load/store for sequential memory regions

[Eugene Leviant via Phabricator via llvm-commits]

evgeny777 updated this revision to Diff 121306.
evgeny777 added a comment.

- Fixed bug caused by incorrect negative increment handling. Added test case.
- If we can't select best possible increment value we now return the first one instead of the last one
- Addressed some of review comments
- Fixed issues in ivchain-ARM.ll test case

@rovka : I've run the LLVM test suite (with --compile-only) and it worked fine for me (no assertions, e.t.c). I haven't run it yet, though.


https://reviews.llvm.org/D39415

Files:
  lib/Target/ARM/ARMISelLowering.cpp
  test/CodeGen/ARM/alloc-no-stack-realign.ll
  test/CodeGen/ARM/cascade-vld-vst.ll
  test/CodeGen/ARM/memcpy-inline.ll
  test/CodeGen/ARM/misched-fusion-aes.ll
  test/CodeGen/ARM/vector-load.ll
  test/CodeGen/ARM/vext.ll
  test/Transforms/LoopStrengthReduce/ARM/ivchain-ARM.ll

-------------- next part --------------
A non-text attachment was scrubbed...
Name: D39415.121306.patch
Type: text/x-patch
Size: 36884 bytes
Desc: not available
URL: <http://lists.llvm.org/pipermail/llvm-commits/attachments/20171102/ae66455f/attachment.bin>