[llvm] r316825 - [X86] Remove unneeded MVT::i1 related code from fast isel.
Craig Topper via llvm-commits
llvm-commits at lists.llvm.org
Fri Oct 27 22:52:23 PDT 2017
Author: ctopper
Date: Fri Oct 27 22:52:23 2017
New Revision: 316825
URL: http://llvm.org/viewvc/llvm-project?rev=316825&view=rev
Log:
[X86] Remove unneeded MVT::i1 related code from fast isel.
Modified:
llvm/trunk/lib/Target/X86/X86FastISel.cpp
Modified: llvm/trunk/lib/Target/X86/X86FastISel.cpp
URL: http://llvm.org/viewvc/llvm-project/llvm/trunk/lib/Target/X86/X86FastISel.cpp?rev=316825&r1=316824&r2=316825&view=diff
==============================================================================
--- llvm/trunk/lib/Target/X86/X86FastISel.cpp (original)
+++ llvm/trunk/lib/Target/X86/X86FastISel.cpp Fri Oct 27 22:52:23 2017
@@ -3512,16 +3512,6 @@ bool X86FastISel::fastLowerCall(CallLowe
report_fatal_error("SSE register return with SSE disabled");
}
- // If the return value is an i1 and AVX-512 is enabled, we need
- // to do a fixup to make the copy legal.
- if (CopyVT == MVT::i1 && SrcReg == X86::AL && Subtarget->hasAVX512()) {
- // Need to copy to a GR32 first.
- // TODO: MOVZX isn't great here. We don't care about the upper bits.
- SrcReg = createResultReg(&X86::GR32RegClass);
- BuildMI(*FuncInfo.MBB, FuncInfo.InsertPt, DbgLoc,
- TII.get(X86::MOVZX32rr8), SrcReg).addReg(X86::AL);
- }
-
// If we prefer to use the value in xmm registers, copy it out as f80 and
// use a truncate to move it from fp stack reg to xmm reg.
if ((SrcReg == X86::FP0 || SrcReg == X86::FP1) &&
More information about the llvm-commits
mailing list