[PATCH] D39060: AMDGPU: Lower buffer store and atomic intrinsics manually
Nicolai Hähnle via Phabricator via llvm-commits
llvm-commits at lists.llvm.org
Mon Oct 23 08:58:09 PDT 2017
nhaehnle added inline comments.
================
Comment at: lib/Target/AMDGPU/SIISelLowering.cpp:4566-4568
+ MachineMemOperand::MOStore |
+ MachineMemOperand::MODereferenceable |
+ MachineMemOperand::MOVolatile,
----------------
Unfortunately, there's not a lot of documentation on MOVolatile, but I suspect this should not be set at least when GLC == SLC == 0. And I image that that would fix the issue with D39012 as well... (which means the order of patches should be reversed).
https://reviews.llvm.org/D39060
More information about the llvm-commits
mailing list