[PATCH] D38347: [PATCH][ARM] Fix disassembly for conditional VMRS and VMSR instructions in ARM mode

Andre Vieira via Phabricator via llvm-commits llvm-commits at lists.llvm.org
Wed Oct 18 07:47:57 PDT 2017


This revision was automatically updated to reflect the committed changes.
Closed by commit rL316085: [ARM] Fix disassembly for conditional VMRS and VMSR instructions in ARM mode (authored by avieira).

Changed prior to commit:
  https://reviews.llvm.org/D38347?vs=116947&id=119486#toc

Repository:
  rL LLVM

https://reviews.llvm.org/D38347

Files:
  llvm/trunk/lib/Target/ARM/Disassembler/ARMDisassembler.cpp
  llvm/trunk/test/MC/Disassembler/ARM/arm-vmrs_vmsr.txt
  llvm/trunk/test/MC/Disassembler/ARM/thumb-vmrs_vmsr.txt

-------------- next part --------------
A non-text attachment was scrubbed...
Name: D38347.119486.patch
Type: text/x-patch
Size: 6297 bytes
Desc: not available
URL: <http://lists.llvm.org/pipermail/llvm-commits/attachments/20171018/d2c813ce/attachment.bin>


More information about the llvm-commits mailing list