[PATCH] D38691: Add anti- and output loop carried dependences in SwingScheduler

[Ning Xie via Phabricator via llvm-commits]

ning4827 updated this revision to Diff 119024.
ning4827 added a comment.

Fix the lit test


https://reviews.llvm.org/D38691

Files:
  test/CodeGen/Hexagon/vect/vect-v4i16.ll


Index: test/CodeGen/Hexagon/vect/vect-v4i16.ll
===================================================================
--- test/CodeGen/Hexagon/vect/vect-v4i16.ll
+++ test/CodeGen/Hexagon/vect/vect-v4i16.ll
@@ -1,8 +1,6 @@
 ; RUN: llc -march=hexagon -mcpu=hexagonv5 -disable-hsdr < %s | FileCheck %s
 
 ; Check that store is post-incremented.
-; CHECK: memuh(r{{[0-9]+}}+#6)
-; CHECK: combine(r{{[0-9]+}},r{{[0-9]+}})
 ; CHECK: vaddh
 
 target datalayout = "e-p:32:32:32-i64:64:64-i32:32:32-i16:16:16-i1:32:32-f64:64:64-f32:32:32-v64:64:64-v32:32:32-a0:0-n16:32"


-------------- next part --------------
A non-text attachment was scrubbed...
Name: D38691.119024.patch
Type: text/x-patch
Size: 559 bytes
Desc: not available
URL: <http://lists.llvm.org/pipermail/llvm-commits/attachments/20171014/b49d8c3a/attachment.bin>