[PATCH] D38338: [LV] Fix PR34743 - handle casts that sink after interleaved loads
Ayal Zaks via Phabricator via llvm-commits
llvm-commits at lists.llvm.org
Wed Sep 27 16:24:47 PDT 2017
Ayal created this revision.
A load that participates in an interleaved group is effectively ignored when
vectorizing, if it is not the first load of the group. Make sure to properly move a
cast that needs to sink after such an ignored load.
https://reviews.llvm.org/D38338
Files:
lib/Transforms/Vectorize/LoopVectorize.cpp
test/Transforms/LoopVectorize/interleaved-accesses.ll
Index: test/Transforms/LoopVectorize/interleaved-accesses.ll
===================================================================
--- test/Transforms/LoopVectorize/interleaved-accesses.ll
+++ test/Transforms/LoopVectorize/interleaved-accesses.ll
@@ -866,4 +866,56 @@
ret void
}
+; PR34743: Ensure that a cast which needs to sink after a load that belongs to
+; an interleaved group, indeeded gets sunk.
+
+; void PR34743(short *a, int *b, int n) {
+; for (int i = 0, iv = 0; iv < n; i++, iv += 2) {
+; b[i] = a[iv] * a[iv+1] * a[iv+2];
+; }
+; }
+
+; CHECK-LABEL: @PR34743(
+; CHECK: vector.body:
+; CHECK: %vector.recur = phi <4 x i16> [ %vector.recur.init, %vector.ph ], [ %[[VSHUF1:.+]], %vector.body ]
+; CHECK: %wide.vec = load <8 x i16>
+; CHECK: %[[VSHUF0:.+]] = shufflevector <8 x i16> %wide.vec, <8 x i16> undef, <4 x i32> <i32 0, i32 2, i32 4, i32 6>
+; CHECK: %[[VSHUF1:.+]] = shufflevector <8 x i16> %wide.vec, <8 x i16> undef, <4 x i32> <i32 1, i32 3, i32 5, i32 7>
+; CHECK: %[[VSHUF:.+]] = shufflevector <4 x i16> %vector.recur, <4 x i16> %[[VSHUF1]], <4 x i32> <i32 3, i32 4, i32 5, i32 6>
+; CHECK: sext <4 x i16> %[[VSHUF0]] to <4 x i32>
+; CHECK: sext <4 x i16> %[[VSHUF]] to <4 x i32>
+; CHECK: sext <4 x i16> %[[VSHUF1]] to <4 x i32>
+; CHECK: mul nsw <4 x i32>
+; CHECK: mul nsw <4 x i32>
+
+define void @PR34743(i16* %a, i32* %b, i64 %n) {
+entry:
+ %.pre = load i16, i16* %a
+ br label %loop
+
+loop:
+ %0 = phi i16 [ %.pre, %entry ], [ %load2, %loop ]
+ %iv = phi i64 [ 0, %entry ], [ %iv2, %loop ]
+ %i = phi i64 [ 0, %entry ], [ %i1, %loop ]
+ %conv = sext i16 %0 to i32
+ %i1 = add nuw nsw i64 %i, 1
+ %iv1 = add nuw nsw i64 %iv, 1
+ %iv2 = add nuw nsw i64 %iv, 2
+ %gep1 = getelementptr inbounds i16, i16* %a, i64 %iv1
+ %load1 = load i16, i16* %gep1, align 4
+ %conv1 = sext i16 %load1 to i32
+ %gep2 = getelementptr inbounds i16, i16* %a, i64 %iv2
+ %load2 = load i16, i16* %gep2, align 4
+ %conv2 = sext i16 %load2 to i32
+ %mul01 = mul nsw i32 %conv, %conv1
+ %mul012 = mul nsw i32 %mul01, %conv2
+ %arrayidx5 = getelementptr inbounds i32, i32* %b, i64 %i
+ store i32 %mul012, i32* %arrayidx5
+ %exitcond = icmp eq i64 %iv, %n
+ br i1 %exitcond, label %end, label %loop
+
+end:
+ ret void
+}
+
attributes #0 = { "unsafe-fp-math"="true" }
Index: lib/Transforms/Vectorize/LoopVectorize.cpp
===================================================================
--- lib/Transforms/Vectorize/LoopVectorize.cpp
+++ lib/Transforms/Vectorize/LoopVectorize.cpp
@@ -8202,8 +8202,11 @@
if (IG && Instr != IG->getInsertPos() &&
Range.Start >= 2 && // Query is illegal for VF == 1
CM.getWideningDecision(Instr, Range.Start) ==
- LoopVectorizationCostModel::CM_Interleave)
+ LoopVectorizationCostModel::CM_Interleave) {
+ if (SinkAfterInverse.count(Instr))
+ Ingredients.push_back(SinkAfterInverse.find(Instr)->second);
continue;
+ }
// Move instructions to handle first-order recurrences, step 1: avoid
// handling this instruction until after we've handled the instruction it
-------------- next part --------------
A non-text attachment was scrubbed...
Name: D38338.116901.patch
Type: text/x-patch
Size: 3152 bytes
Desc: not available
URL: <http://lists.llvm.org/pipermail/llvm-commits/attachments/20170927/b96335b7/attachment.bin>
More information about the llvm-commits
mailing list