[PATCH] D37747: [MIPS] Fix PLT entries generation in case of linking regular and microMIPS code

Simon Atanasyan via Phabricator via llvm-commits llvm-commits at lists.llvm.org
Tue Sep 26 15:30:48 PDT 2017

Previous message: [PATCH] D38274: [X86] Add support for v16i32 UMUL_LOHI/SMUL_LOHI
Next message: [PATCH] D37747: [MIPS] Fix PLT entries generation in case of linking regular and microMIPS code
Messages sorted by: [ date ] [ thread ] [ subject ] [ author ]

atanasyan added a comment.

Ping?


Repository:
  rL LLVM

https://reviews.llvm.org/D37747

Previous message: [PATCH] D38274: [X86] Add support for v16i32 UMUL_LOHI/SMUL_LOHI
Next message: [PATCH] D37747: [MIPS] Fix PLT entries generation in case of linking regular and microMIPS code
Messages sorted by: [ date ] [ thread ] [ subject ] [ author ]

More information about the llvm-commits mailing list