[llvm] r313852 - AMDGPU: Fix crash on immediate operand
Matt Arsenault via llvm-commits
llvm-commits at lists.llvm.org
Wed Sep 20 17:45:59 PDT 2017
Author: arsenm
Date: Wed Sep 20 17:45:59 2017
New Revision: 313852
URL: http://llvm.org/viewvc/llvm-project?rev=313852&view=rev
Log:
AMDGPU: Fix crash on immediate operand
We can have a v_mac with an immediate src0.
We can still fold if it's an inline immediate,
otherwise it already uses the constant bus.
Modified:
llvm/trunk/lib/Target/AMDGPU/SIInstrInfo.cpp
llvm/trunk/test/CodeGen/AMDGPU/twoaddr-mad.mir
Modified: llvm/trunk/lib/Target/AMDGPU/SIInstrInfo.cpp
URL: http://llvm.org/viewvc/llvm-project/llvm/trunk/lib/Target/AMDGPU/SIInstrInfo.cpp?rev=313852&r1=313851&r2=313852&view=diff
==============================================================================
--- llvm/trunk/lib/Target/AMDGPU/SIInstrInfo.cpp (original)
+++ llvm/trunk/lib/Target/AMDGPU/SIInstrInfo.cpp Wed Sep 20 17:45:59 2017
@@ -2174,8 +2174,12 @@ MachineInstr *SIInstrInfo::convertToThre
int Src0Idx = AMDGPU::getNamedOperandIdx(MI.getOpcode(),
AMDGPU::OpName::src0);
const MachineOperand *Src0 = &MI.getOperand(Src0Idx);
+ if (!Src0->isReg() && !Src0->isImm())
+ return nullptr;
+
if (Src0->isImm() && !isInlineConstant(MI, Src0Idx, *Src0))
return nullptr;
+
break;
}
}
@@ -2193,7 +2197,7 @@ MachineInstr *SIInstrInfo::convertToThre
if (!Src0Mods && !Src1Mods && !Clamp && !Omod &&
// If we have an SGPR input, we will violate the constant bus restriction.
- !RI.isSGPRReg(MBB->getParent()->getRegInfo(), Src0->getReg())) {
+ (!Src0->isReg() || !RI.isSGPRReg(MBB->getParent()->getRegInfo(), Src0->getReg()))) {
if (auto Imm = getFoldableImm(Src2)) {
return BuildMI(*MBB, MI, MI.getDebugLoc(),
get(IsF16 ? AMDGPU::V_MADAK_F16 : AMDGPU::V_MADAK_F32))
Modified: llvm/trunk/test/CodeGen/AMDGPU/twoaddr-mad.mir
URL: http://llvm.org/viewvc/llvm-project/llvm/trunk/test/CodeGen/AMDGPU/twoaddr-mad.mir?rev=313852&r1=313851&r2=313852&view=diff
==============================================================================
--- llvm/trunk/test/CodeGen/AMDGPU/twoaddr-mad.mir (original)
+++ llvm/trunk/test/CodeGen/AMDGPU/twoaddr-mad.mir Wed Sep 20 17:45:59 2017
@@ -130,3 +130,61 @@ body: |
%2 = V_MAC_F32_e32 killed %0, %1, %3, implicit %exec
...
+
+# This can still fold if this is an inline immediate.
+
+# GCN-LABEL: name: test_madak_inlineimm_src0_f32
+# GCN: %1 = V_MADMK_F32 1073741824, 1078523331, %2, implicit %exec
+
+---
+name: test_madak_inlineimm_src0_f32
+registers:
+ - { id: 0, class: vgpr_32}
+ - { id: 1, class: vgpr_32 }
+ - { id: 2, class: vgpr_32 }
+body: |
+ bb.0:
+
+ %0 = V_MOV_B32_e32 1078523331, implicit %exec
+ %1 = V_MAC_F32_e32 1073741824, %0, %2, implicit %exec
+
+...
+# Non-inline immediate uses constant bus already.
+
+# GCN-LABEL: name: test_madak_otherimm_src0_f32
+# GCN: %1 = V_MAC_F32_e32 1120403456, %0, %1, implicit %exec
+
+---
+name: test_madak_otherimm_src0_f32
+registers:
+ - { id: 0, class: vgpr_32}
+ - { id: 1, class: vgpr_32 }
+ - { id: 2, class: vgpr_32 }
+body: |
+ bb.0:
+
+ %0 = V_MOV_B32_e32 1078523331, implicit %exec
+ %1 = V_MAC_F32_e32 1120403456, %0, %2, implicit %exec
+
+...
+# Non-inline immediate uses constant bus already.
+
+# GCN-LABEL: name: test_madak_other_constantlike_src0_f32
+# GCN: %1 = V_MAC_F32_e32 %stack.0, %0, %1, implicit %exec
+---
+name: test_madak_other_constantlike_src0_f32
+registers:
+ - { id: 0, class: vgpr_32}
+ - { id: 1, class: vgpr_32 }
+ - { id: 2, class: vgpr_32 }
+stack:
+ - { id: 0, name: "", type: default, offset: 0, size: 128, alignment: 8,
+ callee-saved-register: '', local-offset: 0, di-variable: '', di-expression: '',
+ di-location: '' }
+body: |
+ bb.0:
+
+ %0 = V_MOV_B32_e32 1078523331, implicit %exec
+ %1 = V_MAC_F32_e32 %stack.0, %0, %2, implicit %exec
+
+...
More information about the llvm-commits
mailing list