[PATCH] D37320: [X86] Teach fastisel to handle zext/sext i8->i16 and sext i1->i8/i16/i32/i64
Phabricator via Phabricator via llvm-commits
llvm-commits at lists.llvm.org
Sat Sep 2 11:55:01 PDT 2017
This revision was automatically updated to reflect the committed changes.
Closed by commit rL312422: [X86] Teach fastisel to handle zext/sext i8->i16 and sext i1->i8/i16/i32/i64 (authored by ctopper).
Changed prior to commit:
https://reviews.llvm.org/D37320?vs=113444&id=113656#toc
Repository:
rL LLVM
https://reviews.llvm.org/D37320
Files:
llvm/trunk/lib/Target/X86/X86FastISel.cpp
llvm/trunk/test/CodeGen/X86/avx512-mask-zext-bugfix.ll
llvm/trunk/test/CodeGen/X86/fast-isel-sext-zext.ll
llvm/trunk/test/CodeGen/X86/pr32340.ll
llvm/trunk/test/CodeGen/X86/pr34381.ll
-------------- next part --------------
A non-text attachment was scrubbed...
Name: D37320.113656.patch
Type: text/x-patch
Size: 20718 bytes
Desc: not available
URL: <http://lists.llvm.org/pipermail/llvm-commits/attachments/20170902/53fe2c49/attachment.bin>
More information about the llvm-commits
mailing list