[PATCH] D37280: [X86] Provide a separate feature bit for macro fusion support instead of basing it on the AVX flag

[Craig Topper via Phabricator via llvm-commits]

craig.topper created this revision.

Currently we determine if macro fusion is supported based on the AVX flag as a proxy for the processor being Sandy Bridge".

This is really strange as now AMD supports AVX. It also means if user explicitly disables AVX we disable macro fusion.

This patch adds an explicit macro fusion feature. I've also enabled for the generic 64-bit CPU (which doesn't have AVX)

This is probably another candidate for being in the MI layer, but for now I at least wanted to correct the overloading of the AVX feature.


https://reviews.llvm.org/D37280

Files:
  lib/Target/X86/X86.td
  lib/Target/X86/X86MacroFusion.cpp
  lib/Target/X86/X86Subtarget.cpp
  lib/Target/X86/X86Subtarget.h
  test/CodeGen/X86/avx-select.ll
  test/CodeGen/X86/avx-splat.ll
  test/CodeGen/X86/avx512-mask-op.ll
  test/CodeGen/X86/vec_int_to_fp.ll
  test/CodeGen/X86/x86-cmov-converter.ll

-------------- next part --------------
A non-text attachment was scrubbed...
Name: D37280.113173.patch
Type: text/x-patch
Size: 6769 bytes
Desc: not available
URL: <http://lists.llvm.org/pipermail/llvm-commits/attachments/20170829/8986a02a/attachment.bin>