[PATCH] D37077: [mips][Release Notes] Release notes for 5.0
Simon Dardis via Phabricator via llvm-commits
llvm-commits at lists.llvm.org
Fri Aug 25 02:58:45 PDT 2017
This revision was automatically updated to reflect the committed changes.
Closed by commit rL311771: [mips][Release Notes] Release notes for 5.0 (authored by sdardis).
Changed prior to commit:
https://reviews.llvm.org/D37077?vs=112427&id=112672#toc
Repository:
rL LLVM
https://reviews.llvm.org/D37077
Files:
llvm/branches/release_50/docs/ReleaseNotes.rst
Index: llvm/branches/release_50/docs/ReleaseNotes.rst
===================================================================
--- llvm/branches/release_50/docs/ReleaseNotes.rst
+++ llvm/branches/release_50/docs/ReleaseNotes.rst
@@ -87,7 +87,41 @@
Changes to the MIPS Target
--------------------------
- During this release ...
+* The microMIPS64R6 backend is deprecated and will be removed in the next
+ release.
+
+* The MIPS backend now directly supports vector types for arguments and return
+ values (previously this required ABI specific LLVM IR).
+
+* Added documentation for how the MIPS backend handles address lowering.
+
+* Added a GCC compatible option -m(no-)madd4 to control the generation of four
+ operand multiply addition/subtraction instructions.
+
+* Added basic support for the XRay instrumentation system.
+
+* Added support for more assembly aliases and macros.
+
+* Added support for the ``micromips`` and ``nomicromips`` function attributes
+ which control micromips code generation on a per function basis.
+
+* Added the ``long-calls`` feature for non-pic environments. This feature is
+ used where the callee is out of range of the caller using a standard call
+ sequence. It must be enabled specifically.
+
+* Added support for performing microMIPS code generation via function
+ attributes.
+
+* Added experimental support for the static relocation model for the N64 ABI.
+
+* Added partial support for the MT ASE.
+
+* Added basic support for code size reduction for microMIPS.
+
+* Fixed numerous bugs including: multi-precision arithmetic support, various
+ vectorization bugs, debug information for thread local variables, debug
+ sections lacking the correct flags, crashing when disassembling sections
+ whose size is not a multiple of two or four.
Changes to the PowerPC Target
-------------- next part --------------
A non-text attachment was scrubbed...
Name: D37077.112672.patch
Type: text/x-patch
Size: 1829 bytes
Desc: not available
URL: <http://lists.llvm.org/pipermail/llvm-commits/attachments/20170825/b5bac5fd/attachment.bin>
More information about the llvm-commits
mailing list