[PATCH] D36663: [X86][Haswell] Updating HSW instruction scheduling information

[Gadi Haber via Phabricator via llvm-commits]

gadi.haber added inline comments.


================
Comment at: lib/Target/X86/X86SchedHaswell.td:2722
+def HWWriteResGroup52 : SchedWriteRes<[HWPort1,HWPort23]> {
+  let Latency = 3;
+  let NumMicroOps = 2;
----------------
craig.topper wrote:
> Should this account for load latency?
yes, according to the SNB architects.


Repository:
  rL LLVM

https://reviews.llvm.org/D36663