[PATCH] D36693: [ARM, Asm] Add diagnostics for floating-point register operands register operands

[Oliver Stannard via Phabricator via llvm-commits]

olista01 created this revision.
Herald added subscribers: kristof.beyls, javed.absar, aemerson.

This adds diagnostic strings for the ARM floating-point register
classes, which will be used when these classes are expected by the
assembler, but the provided operand is not valid.

One of these, DPR, requires C++ code to select the correct error
message, as that class contains different registers depending on the
FPU. The rest can all have their diagnostic strings stored in the
tablegen decription of them.


Repository:
  rL LLVM

https://reviews.llvm.org/D36693

Files:
  lib/Target/ARM/ARMRegisterInfo.td
  lib/Target/ARM/AsmParser/ARMAsmParser.cpp
  test/MC/ARM/d16.s
  test/MC/ARM/invalid-fp-armv8.s
  test/MC/ARM/invalid-neon-v8.s
  test/MC/ARM/vmov-vmvn-illegal-cases.s
  test/MC/ARM/vorr-vbic-illegal-cases.s

-------------- next part --------------
A non-text attachment was scrubbed...
Name: D36693.111004.patch
Type: text/x-patch
Size: 14524 bytes
Desc: not available
URL: <http://lists.llvm.org/pipermail/llvm-commits/attachments/20170814/7cb61c1f/attachment-0001.bin>