[PATCH] D36152: [ARM] Add registers to debuginfo MIR test cases.

Matthias Braun via Phabricator via llvm-commits llvm-commits at lists.llvm.org
Fri Aug 4 08:45:08 PDT 2017

Previous message: [PATCH] D36152: [ARM] Add registers to debuginfo MIR test cases.
Next message: [llvm] r309690 - [InstCombine] Remove explicit check for impossible condition. Replace with assert
Messages sorted by: [ date ] [ thread ] [ subject ] [ author ]

MatzeB accepted this revision.
MatzeB added a comment.
This revision is now accepted and ready to land.

yes, LGTM


https://reviews.llvm.org/D36152

Previous message: [PATCH] D36152: [ARM] Add registers to debuginfo MIR test cases.
Next message: [llvm] r309690 - [InstCombine] Remove explicit check for impossible condition. Replace with assert
Messages sorted by: [ date ] [ thread ] [ subject ] [ author ]

More information about the llvm-commits mailing list