[PATCH] D34815: [Power9] Spill gprs to vector registers rather than stack

Zaara Syeda via Phabricator via llvm-commits llvm-commits at lists.llvm.org
Thu Jun 29 09:12:27 PDT 2017


syzaara created this revision.
Herald added a subscriber: qcolombet.

This patch updates register allocation to enable spilling gprs to vector registers rather than the stack. A new register class is added which is a super class of G8RC and VSFRC, called GPFPRC. The getLargestLegalSuperClass then returns GPFPRC for an input of G8RC. The patch also adds post RA pseudo instructions (VSRSPILL_LD, VSRSPILL_ST) for spilling a register of the new class used in LoadRegFromStackSlot and StoreRegToStackSlot. These are then expanded after register allocation to either a scalar or vector load.


https://reviews.llvm.org/D34815

Files:
  lib/Target/PowerPC/PPCInstrInfo.cpp
  lib/Target/PowerPC/PPCInstrVSX.td
  lib/Target/PowerPC/PPCRegisterInfo.cpp
  lib/Target/PowerPC/PPCRegisterInfo.td
  test/CodeGen/PowerPC/gpr-vsr-spill.ll
  test/CodeGen/PowerPC/gpr-vsr-spill2.ll

-------------- next part --------------
A non-text attachment was scrubbed...
Name: D34815.104661.patch
Type: text/x-patch
Size: 15206 bytes
Desc: not available
URL: <http://lists.llvm.org/pipermail/llvm-commits/attachments/20170629/4afb42ca/attachment-0001.bin>


More information about the llvm-commits mailing list