[PATCH] D34610: [ARM] Add tGPRwithpc register class and use it for TBB/THH.

Florian Hahn via Phabricator via llvm-commits llvm-commits at lists.llvm.org
Mon Jun 26 02:30:54 PDT 2017


fhahn added a comment.

This patch brings down the machineinstr verifier failures on ARM to `CodeGen/ARM/unschedule-first-call.ll`.

Note that on ARM we have `GPR` and `GPRnopc`. I decided to add `tGPRwithpc` rather than changing `tGPR` to include the PC and adding `tGPRnopc`, because that would create a much bigger diff.


https://reviews.llvm.org/D34610





More information about the llvm-commits mailing list